

Contents

1	Introduction	1
1.1	Introduction	1
1.2	Reliability Engineering: A Brief History	1
1.3	Reliability of Electronic Systems	3
1.4	Reliability in Nanometer CMOS	5
1.4.1	Reduction of the Effective Oxide Thickness	5
1.4.2	Introduction of New Materials and Devices	7
1.4.3	Atomic-Scale Dimensions	8
1.4.4	Mission Profiles	9
1.4.5	Time and Money Constraints	9
1.5	Design for Reliability	9
1.5.1	Define	10
1.5.2	Identify	11
1.5.3	Analyze and Assess	12
1.5.4	Quantify, Improve and Validate	13
1.5.5	Monitor and Control	13
1.6	Conclusions	14
2	CMOS Reliability Overview	15
2.1	Introduction	15
2.2	The Origin of CMOS Unreliability	15
2.3	Spatial Unreliability	18
2.3.1	Systematic Effects	19
2.3.2	Random Effects	19
2.4	Temporal Unreliability	23
2.4.1	Aging Effects	23
2.4.2	Transient Effects	32
2.5	Conclusions	34

3	Transistor Aging Compact Modeling	37
3.1	Introduction	37
3.2	Hot Carrier Injection	38
3.2.1	Background	38
3.2.2	A HCI Compact Model for Circuit Simulation	40
3.2.3	HCI in Sub-45 nm CMOS	46
3.3	Bias Temperature Instability	47
3.3.1	Background	47
3.3.2	A BTI Compact Model for Circuit Simulation	55
3.3.3	Model Calibration and Validation	61
3.3.4	BTI in Sub-45 nm CMOS	68
3.4	Time-Dependent Dielectric Breakdown	69
3.4.1	Hard Breakdown	70
3.4.2	Soft Breakdown	71
3.5	Aging-Equivalent Transistor Model	73
3.5.1	Threshold Voltage	73
3.5.2	Carrier Mobility	74
3.5.3	Oxide Breakdown	75
3.6	Aging Model for Hand Calculations	75
3.7	Conclusions	76
4	Background on IC Reliability Simulation	79
4.1	Introduction	79
4.2	Literature Overview	80
4.2.1	Berkeley Reliability Tools (BERT)	80
4.2.2	Other Reliability Simulators	83
4.3	Commercial Reliability Simulators	84
4.3.1	The Mentor Graphics Reliability Simulator	84
4.3.2	The Cadence Reliability Simulator (BERT/RelXpert)	86
4.3.3	The Synopsys Reliability Simulator (MOSRA)	87
4.4	Discussion	89
4.5	Conclusions	91
5	Analog IC Reliability Simulation	93
5.1	Introduction	93
5.2	Deterministic Reliability Simulation	94
5.2.1	Problem Statement	94
5.2.2	Implementation	95
5.2.3	Circuit Example	103
5.3	Stochastic Reliability Simulation	109
5.3.1	Problem Statement	109
5.3.2	Implementation 1: Monte-Carlo Simulation	112
5.3.3	Implementation 2: A Response Surface Methodology	115

5.3.4	Circuit Example	131
5.4	Hierarchical Reliability Simulation	136
5.4.1	Problem Statement	136
5.4.2	Implementation	137
5.4.3	Circuit Example	146
5.5	Conclusions	149
6	Integrated Circuit Reliability	151
6.1	Introduction	151
6.2	Assessment	152
6.2.1	Observed Performance Parameter	153
6.2.2	Process Capability Index	155
6.2.3	Technology	158
6.2.4	Circuit Design	159
6.2.5	Stress Conditions	160
6.3	Failure-Resilient Circuits	160
6.3.1	Intrinsically Robust Circuits	161
6.3.2	Self-healing Circuits	163
6.4	Case Study 1: IDAC	164
6.4.1	Technology	166
6.4.2	Conventional Design	167
6.4.3	Reliability-Aware Design: Fixed Topology.	168
6.4.4	Reliability-Aware Design: Digitally-Assisted Analog.	170
6.5	Case Study 2: Digital Circuits.	171
6.5.1	Digital Circuit Lifetime	172
6.5.2	Minimum Circuit Lifetime	173
6.5.3	Example Circuit	175
6.6	Conclusions	179
7	Conclusions	181
7.1	General Conclusions	181
	Bibliography	185
	Index	195