

Contents

List of Figures	xix
List of Plates	xxiii
List of Tables	xxv
List of Algorithms	xxvii
Glossary of Terms	xxix
1 Introduction	1
1.1 Thesis aims	1
1.2 Thesis structure	2
1.3 Two-dimensional chip technology	3
1.3.1 A brief history of integration	3
1.3.2 A fabrication sequence	5
1.4 Trends in integration	7
1.4.1 Faster and denser circuits	7
1.4.2 Enhanced processing	8
1.4.3 Alternative materials	9
1.4.4 Mixed technologies	10
1.4.5 Wafer-scale integration	11
1.4.6 Multichip modules	12
1.4.7 Assumptions	13
2 Two-Dimensional Chip Design	15
2.1 Abstraction and automation	15
2.1.1 Goals	15
2.1.2 Axioms	16
2.1.3 Rules	16
2.2 Implementation schemes	18

2.2.1	Imposing geometric constraints	18
2.2.2	Custom	18
2.2.3	Standard cell	19
2.2.4	Gate array	20
2.2.5	Field-programmable devices	21
2.2.6	Comparisons	22
2.3	A descriptive framework	23
2.3.1	Hierarchies of abstraction	23
2.3.2	A framework	24
2.3.3	Manipulation	24
2.3.4	Translation	26
2.4	Case study	28
2.4.1	A network controller	28
2.4.2	Gate array implementation	29
2.4.3	Standard cell implementation	31
3	Three-Dimensional Chip Technology	35
3.1	Isolation techniques	35
3.1.1	Introduction	35
3.1.2	Epitaxy	36
3.1.3	Wafer bonding	37
3.1.4	Recrystallisation	38
3.2	Three-dimensional structures	39
3.2.1	Hybrid structures	39
3.2.2	Multi-layer wiring	40
3.2.3	Monolithic structures	41
3.2.4	Memory applications	43
3.3	Benefits	44
3.3.1	High density	44
3.3.2	Improved layout	46
3.3.3	High speed	46
3.4	Drawbacks	47
3.4.1	Introduction	47
3.4.2	Materials	47
3.4.3	Yield	48
3.4.4	Interference	49
3.4.5	Heat dissipation	50
4	Three-Dimensional Circuit Topology	53
4.1	Wiring schemes	53

<i>CONTENTS</i>	xiii
4.1.1 Introduction	53
4.1.2 Contact techniques	54
4.1.3 Intra-layer wiring	54
4.1.4 Inter-layer wiring	55
4.1.5 Power wiring	56
4.2 A classification	56
4.2.1 Three factors	56
4.2.2 Group A: $C = 1, T_C = 1$	58
4.2.3 Group B: $C = 1, T_C > 1$	58
4.2.4 Group C: $C > 1, T_c = 1$ for all $0 < c \leq C$	59
4.2.5 Group D: $C > 1$	60
4.3 Design methods	60
4.3.1 Custom	60
4.3.2 Standard cell	61
4.3.3 Gate array	62
4.4 How many layers?	64
4.4.1 Layout shapes	64
4.4.2 An upper bound	64
4.5 Other work	66
4.5.1 Theoretical	66
4.5.2 Practical	69
5 Three-Dimensional Cell Tessellation	71
5.1 Layout by abutment	71
5.1.1 Introduction	71
5.1.2 Smaller wiring spaces	72
5.1.3 Basic abutment principles	72
5.2 Abutting cell shapes	74
5.2.1 Solid tessellation	74
5.2.2 Platonic solids	74
5.2.3 Archimedean solids	75
5.2.4 Pyramids	75
5.2.5 Prisms	77
5.3 Layout examples	77
5.3.1 Grid equivalence	77
5.3.2 Equilateral triangle based prisms	79
5.3.3 Cubes	80
5.3.4 Hexagon based prisms	82
5.4 Layout methods	83
5.4.1 Forming abutments	83

5.4.2	Routing space	84
5.4.3	Relationship to other methods	85
5.5	Extensions to the basic scheme	86
5.5.1	Additional connectivity	86
5.5.2	Representation of tessellating cells	87
5.6	Cell library generation	88
5.6.1	Assumptions	88
5.6.2	Cell functionality	89
5.6.3	Internal cell layout	89
5.7	Cell design	90
5.7.1	Design criteria	90
5.7.2	Design rules	91
5.7.3	A layout editor	93
5.7.4	Cube cells	93
6	Three-Dimensional Abutment System	99
6.1	Introduction	99
6.1.1	Outline	99
6.1.2	Experimental requirements	99
6.2	Circuit representation	101
6.2.1	Hardware description language	101
6.2.2	Nodes	101
6.2.3	Signals	102
6.2.4	Contacts	102
6.3	Cell representation	103
6.3.1	Cells	103
6.3.2	Rules	103
6.4	Layout representation	105
6.4.1	Clusters	105
6.4.2	Growths	107
6.4.3	Ports	110
6.4.4	Interfaces	111
6.4.5	Segments	111
6.4.6	Capacity	112
6.5	Placement	113
6.5.1	Basic procedure	113
6.5.2	Search space	113
6.5.3	Merit functions	114
6.5.4	Update sequence	116
6.5.5	Blockages	116

<i>CONTENTS</i>	<i>xv</i>
6.6 Routing	118
6.6.1 Routing space	118
6.6.2 Basic procedure	119
6.6.3 Signal choice	120
6.7 Control and validation	121
6.7.1 Layout control	121
6.7.2 Layout validation	122
6.7.3 Process control	122
7 Abutment System Configuration	123
7.1 Overview	123
7.1.1 Aims	123
7.1.2 Methods	124
7.1.3 Metrics	124
7.2 Merit functions	125
7.2.1 Assumptions	125
7.2.2 Connection merit	126
7.2.3 Node connectivity	128
7.2.4 Merging signals	129
7.2.5 Cluster shaping	131
7.2.6 Cluster binding	132
7.2.7 Segment guarantees	133
7.2.8 Routing	134
7.2.9 Remarks	135
7.3 Algorithm control	136
7.3.1 Routing space	136
7.4 Perfect layouts	138
7.4.1 Ideal behaviour	138
7.4.2 Perfect examples	138
7.4.3 Lookahead	139
7.4.4 Orthogonally connected circuits	140
7.4.5 Random circuits	142
7.5 A layout example	142
8 Abutment System Evaluation	145
8.1 Introduction	145
8.1.1 Aims	145
8.1.2 Methods	146
8.1.3 Computational cost	146
8.2 Cell variations	149

xvi	CONTENTS
8.2.1	Twelve connection cells 149
8.2.2	Improved layout 150
8.3	Vertical scaling 153
8.3.1	Scaling after layout 153
8.3.2	Scaling during layout 154
8.4	How many layers? 156
8.4.1	Rationale 156
8.4.2	Active layers 157
8.4.3	Passive layers 158
8.4.4	Yield estimates 160
8.5	Comparison with conventional layout 162
8.5.1	Introduction 162
8.5.2	Standard cell CFR layout 163
8.5.3	Three-dimensional CFR layout 163
8.5.4	Comparison 164
8.5.5	Discussion 165
9	Conclusions 169
9.1	Review 169
9.1.1	Aims 169
9.1.2	Preliminary research 170
9.1.3	Primary research 170
9.1.4	Experimental results 171
9.2	Further work 173
9.2.1	Cell design 173
9.2.2	Algorithm improvement 174
9.2.3	Broader contexts 174
9.2.4	Other techniques 174
9.3	Summary 175
A	Layout Editor Configuration 177
B	Layout System Data Structures 183
C	Cell Description Rules 187
C.1	Cube 187
C.2	Hexagon based prism 188
C.3	Equilateral triangle based prism 188
D	Circuits 189
D.1	Configuration circuits 189

Cambridge University Press
978-0-521-41630-6 - Three-Dimensional Integrated Circuit Layout
Andrew Harter
Table of Contents
[More information](#)

<i>CONTENTS</i>	xvii
D.2 Evaluation circuits	189
References	193
Index	203