# Contents

Preface xi
Conference Committee xv

## 1 Validation and Verification

Requirements and Concepts for Transaction Level Assertion Refinement
*Wolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten*

Using a Runtime Measurement Device with Measurement-Based WCET Analysis
*Bernhard Rieder, Ingomar Wenzel, Klaus Steinhammer, Peter Puschner*

Implementing Real-Time Algorithms by using the AAA Prototyping Methodology
*Pierre Niang, Thierry Grandpierre, Mohamed Akil*

Run-Time efficient Feasibility Analysis of Uni-Processor Systems with Static Priorities
*Karsten Albers, Frank Bodmann, Frank Slomka*

Approach for a Formal Verification of a Bit-serial Pipelined Architecture
*Henning Zabel, Achim Rettberg, Alexander Krupp*
2 Automotive Applications

Automotive System Optimization using Sensitivity Analysis
Razvan Racu, Arne Hamann, Rolf Ernst

Towards a Dynamically Reconfigurable Automotive Control System Architecture
Richard Anthony, Achim Rettberg, Dejiu Chen, Isabell Jahnich, Gerrit de Boer, Cecilia Ekelin

An OSEK/VDX-based Multi-JVM for Automotive Appliances
Christian Waversich, Michael Stilkerich, Wolfgang Schröder-Preikschat

Towards Dynamic Load Balancing for Distributed Embedded Automotive Systems
Isabell Jahnich, Achim Rettberg

3 Hardware Synthesis

Automatic Data Path Generation from C code for Custom Processors
Jelena Trajkovic, Daniel Gajski

Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures
Shanghua Gao, Kenshu Seto, Satoshi Komatsu, Masahiro Fujita

An Interactive Design Environment for C-based High-Level Synthesis
Dongwan Shin, Andreas Gerstlauer, Rainer Dömer, Daniel D. Gajski

Integrated Coupling and Clock Frequency Assignment of Accelerators During Hardware/Software Partitioning
Scott Sirowy, Frank Vahid

Embedded Vertex Shader in FPGA
Lars Middendorf, Felix Mühlbauer, Georg Umlauf, Christophe Bobda
Contents

4 Specification and Partitioning

A Hybrid Approach for System-Level Design Evaluation
Alexander Viehl, Markus Schwarz, Oliver Bringmann, Wolfgang Rosenstiel

Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs
Fabrizio Ferrandi, Luca Fossati, Marco Lattuada, Gianluca Palermo, Donatella Sciuto, Antonino Tumeo

An Interactive Model Re-Coder for Efficient SoC Specification
Pramod Chandraiah, Rainer Dömer

Constrained and Unconstrained Hardware-Software Partitioning using Particle Swarm Optimization Technique
M. B. Abdelhalim, A. E. Salama, S. E.-D. Habib

5 Design Methodologies

Using Aspect-Oriented Concepts in the Requirements Analysis of Distributed Real-Time Embedded Systems
Edison P. Freitas, Marco A. Wehrmeister, Carlos E. Pereira, Flavio R. Wagner, Elias T. Silva Jr, Fabiano C. Carvalho

Smart Speed Technology™
Mike Olivarez, Brian Beasley

6 Embedded Software

Power Optimization for Embedded System Idle Time in the Presence of Periodic Interrupt Services
Gang Zeng, Hiroyuki Tomiyama, Hiroaki Takada

Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints
Noureddine Chabini, Wayne Wolf

Identification and Removal of Program Slice Criteria for Code Size Reduction in Embedded Systems
Mark Panahi, Trevor Harmon, Juan A. Colmenares, Shruti Gorappa, Raymond Klefstad
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Configurable Hybrid kernel for Embedded Real-Time Systems</td>
<td>279</td>
<td></td>
</tr>
<tr>
<td>Timo Kerstan, Simon Oberthür</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Embedded Software Development in a System-Level Design Flow</td>
<td>289</td>
<td></td>
</tr>
<tr>
<td>Gunar Schirner, Gautam Sachdeva, Andreas Gerstlauer, Rainer Dömer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7 Network on Chip</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Reuse Driven Memory and Network-On-Chip Co-Synthesis</td>
<td>299</td>
<td></td>
</tr>
<tr>
<td>Ilya Issenin, Nikil Dutt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Efficient and Extensible Transaction Level Modeling Based on</td>
<td>313</td>
<td></td>
</tr>
<tr>
<td>an Object Oriented Model of Bus Transactions</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rauf Salimi Khaligh, Martin Radetzki</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware Implementation of the Time-Triggered Ethernet</td>
<td>325</td>
<td></td>
</tr>
<tr>
<td>Controller</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Klaus Steinhammer, Astrit Ademaj</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Error Containment in the Time-Triggered System-On-a-Chip</td>
<td>339</td>
<td></td>
</tr>
<tr>
<td>Architecture</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R. Obermaisser, H. Kopetz, C. El Salloum, B. Huber</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 Medical Applications</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Generic Architecture Designed for Biomedical Embedded Systems</td>
<td>353</td>
<td></td>
</tr>
<tr>
<td>L. Sousa, M. Piedade, J. Germano, T. Almeida, P. Lopes, F. Cardoso, P. Freitas</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A Small High Performance Microprocessor Core Sirius for</td>
<td>363</td>
<td></td>
</tr>
<tr>
<td>Embedded Low Power Designs, Demonstrated in a Medical</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mass Application of an Electronic Pill (EPill®)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dirk Jansen, Nidal Fawaz, Daniel Bau, Marc Durrenberger</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 Distributed and Network Systems</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Utilizing Reconfigurable Hardware to Optimize Workflows in</td>
<td>373</td>
<td></td>
</tr>
<tr>
<td>Networked Nodes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dominik Murr, Felix Mühlbauer, Falko Dressler, Christophe Bobda</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Contents ix

Dynamic Software Update of Resource-Constrained Distributed Embedded Systems 387
Meik Felser, Rüdiger Kapitza, Jürgen Kleinöder, Wolfgang Schröder-Preikschat

Configurable Medium Access Control for Wireless Sensor Networks 401
Lucas F. Wanner, Augusto B. de Oliveira, Antônio A. Fröhlich

Integrating Wireless Sensor Networks and the Grid through POP-C++ 411
Augusto B. de Oliveira, Lucas F. Wanner, Pierre Kuonen, Antônio A. Fröhlich

10 Panel

Modeling of Software-Hardware Complexes 421
K.H. (Kane) Kim

Modeling of Software-Hardware Complexes 423
Nikil Dutt

Enhancing a Real-Time Distributed Computing Component Model through Cross-Fertilization 427
K.H. (Kane) Kim

Modeling of Software-Hardware Complexes 431
Hermann Kopetz

Software-Hardware Complexes: Towards Flexible Borders 433
Franz J. Rammig

11 Tutorials

Embedded SW Design Space Exploration and Automation using UML-Based Tools 437
Flavio R. Wagner, Luigi Carro

Medical Embedded Systems 441
Roozbeh Jafari, Soheil Ghiasi, Majid Sarrafzadeh